CLAIMS

1	1-26.	(canceled)	
1	27.	(currently amended) In a system comprising a first processor and one or more other	
2	processors, a method for applying one or more interrupt signals to the one or more other processors, the		
3	method comprising:		
4	(a)	generating, in the first processor, a data signal word having two or more data bits,	
5	wherein each d	lata bit has either a first bit value or a second bit value;	
6	(b)	transmitting the data signal word from a data port of the first processor to a signal unit	
7	external to the first processor and the one or more other processors;		
8	(c)	converting, in the signal unit, the data signal word into one two or more interrupt signals	
9	by analyzing the bit value of each of two or more data bits in the data signal word, wherein each analyzed		
10	data bit in the data signal word having a specified bit value corresponds to a different interrupt signal;		
11	and		
12	(d)	transmitting each interrupt signal from the signal unit to an interrupt port of an other	
13	processor.		
. 1	28.	(canceled)	
1	29.	(currently amended) The invention of claim [[28]] 27, wherein at least two interrupt	
2	signals are tran	smitted to two different interrupt ports of a single other processor.	
1	30.	(currently amended) The invention of claim [[28]] 27, wherein at least two interrupt	
2	signals are tran	smitted to interrupt ports of at least two different other processors.	
1	31.	(currently amended) The invention of claim 27, wherein the signal unit detects a	
2	transition in each analyzed data bit of the data signal word over time to determine when to generate a		
3	corresponding i	interrupt signal.	
1	32.	(previously presented) The invention of claim 31, wherein the signal unit detects the	
2	transition by:		
3		sequential values for the corresponding data bit in two registers; and	
4	_	ring outputs from the two registers to detect a difference between the two sequential	
5	values.		

1	33.	(previously presented) The invention of claim 32, wherein:		
2	the first processor transmits an address signal to the signal unit; and			
3	the si	the signal unit compares the address signal to a specified value to determine whether to store the		
4	two sequential values in the two registers.			
_				
1	34.	(previously presented) The invention of claim 27, wherein each interrupt signal is		
2	transmitted from the signal unit to a corresponding interrupt port of a corresponding other processor via a			
3	dedicated line			
1	35.	(currently amended) The invention of claim 34, wherein the data signal word is		
2	transmitted from	om the first processor to the signal unit via a shared data bus.		
1	36.	(currently amended) The invention of claim 27, further comprising applying an interrupt		
2		other processor to the first processor by:		
3	(1)	·		
4	, ,	generating, in the other processor, an other data signal word having one or more other		
5	4.5	rein each other data bit has either the first bit value or the second bit value;		
	(2)	transmitting the other data signal word from a data port of the other processor to an other		
6		ernal to the first processor and the one or more other processors;		
7	(3)	converting, in the other signal unit, the other data signal word into one or more other		
8	interrupt signa	als by analyzing the bit value of each of one or more other data bits in the other data signal		
9	word, wherein each analyzed other data bit in the other data signal word having the specified bit value			
10	corresponds to a different other interrupt signal; and			
11	(4)	transmitting an other interrupt signal from the other signal unit to an interrupt port of the		
12	first processor	•		
1	37.	(previously presented) The invention of claim 36, wherein at least one other interrupt		
2	signal is transr	nitted from the other signal unit to an interrupt port of at least one other processor.		

the first processor is adapted to (i) generate a data signal word having two or more data bits, wherein each data bit has either a first bit value or a second bit value, and (ii) transmit the data signal word from a data port of the first processor to the signal unit; and

other processors via a signal unit external to the first processor and the one or more other processors,

38.

wherein:

1

2

3

4

5

6

(currently amended) A system comprising a first processor connected to one or more

the signal unit is adapted to (i) convert the data signal word into one two or more interrupt signals by analyzing the bit value of each of two or more data bits in the data signal word, wherein each analyzed data bit in the data signal word having a specified bit value corresponds to a different interrupt signal, and (ii) transmit each interrupt signal from the signal unit to an interrupt port of an other processor.

39. (canceled)

- 40. (currently amended) The invention of claim [[39]] 38, wherein the signal unit is connected to transmit at least two interrupt signals to two different interrupt ports of a single other processor.
- 41. (currently amended) The invention of claim [[39]] 38, wherein the signal unit is connected to transmit at least two interrupt signals to interrupt ports of at least two different other processors.
- 42. (currently amended) The invention of claim 38, wherein the signal unit is adapted to detect a transition in each analyzed data bit of the data signal word over time to determine when to generate a corresponding interrupt signal.
- 43. (previously presented) The invention of claim 42, wherein the signal unit comprises: two registers adapted to store sequential values for each analyzed data bit; and logic adapted to compare outputs from the two registers to detect the transition for a corresponding data bit as a difference between the two sequential values.
- 44. (previously presented) The invention of claim 43, wherein:
 the first processor is adapted to transmit an address signal to the signal unit; and
 the signal unit comprises an address decoder adapted to compare the address signal to a specified
 value to determine whether to store the two sequential values in the two registers.
- 45. (previously presented) The invention of claim 38, wherein the signal unit is connected to transmit each interrupt signal to a corresponding interrupt port of a corresponding other processor via a dedicated line.

46. (currently amended) The invention of claim 45, wherein the first processor is connected to transmit the data signal word to the signal unit via a shared data bus.

47. (currently amended) The invention of claim 38, further comprising an other signal unit connecting an other processor to the first processor, wherein:

the other signal unit is external to the first processor and the one or more other processors;

the other processor is adapted to (i) generate an other data signal word having one or more other data bits, wherein each other data bit has either the first bit value or the second bit value, and (ii) transmit the other data signal word from a data port of the other processor to the other signal unit; and

the other signal unit is adapted to (i) convert the other data signal word into one or more other interrupt signals by analyzing the bit value of each of one or more other data bits in the other data signal word, wherein each analyzed other data bit in the other data signal word having the specified bit value corresponds to a different other interrupt signal and (ii) transmit an other interrupt signal from the other signal unit to an interrupt port of the first processor.

- 48. (previously presented) The invention of claim 47, the other signal unit is adapted to transmit at least one other interrupt signal to an interrupt port of at least one other processor.
- 49. (currently amended) A first processor for a system comprising the first processor connected to one or more other processors via a signal unit external to the first processor and the one or more other processors, wherein:

the first processor is adapted to (i) generate a data signal word having two or more data bits, wherein each data bit has either a first bit value or a second bit value, and (ii) transmit the data signal word from a data port of the first processor to the signal unit; and

the signal unit is adapted to (i) convert the data signal word into one two or more interrupt signals by analyzing the bit value of each of two or more data bits in the data signal word, wherein each analyzed data bit in the data signal word having a specified bit value corresponds to a different interrupt signal, and (ii) transmit each interrupt signal from the signal unit to an interrupt port of an other processor.

50. (currently amended) The invention of claim 49, wherein the first processor is adapted to transmit the data signal word to the signal unit via a shared data bus.

(currently amended) A signal unit for a system comprising a first processor connected to 1 51. 2 one or more other processors via the signal unit external to the first processor and the one or more other 3 processors, wherein: the first processor is adapted to (i) generate a data signal word having two or more data bits, 4 5 wherein each data bit has either a first bit value or a second bit value, and (ii) transmit the data signal word from a data port of the first processor to the signal unit; and 6 7 the signal unit is adapted to (i) convert the data signal word into one two or more interrupt signals by analyzing the bit value of each of two or more data bits in the data signal word, wherein each 8 analyzed data bit in the data signal word having a specified bit value corresponds to a different interrupt 9 signal, and (ii) transmit each interrupt signal from the signal unit to an interrupt port of an other 10 11 processor. 52. 1 (currently amended) The invention of claim 51, wherein: 2 the data signal word has a plurality of analyzed data bits; the signal unit is adapted to convert the data signal word into a plurality of interrupt signals; and 3 the signal unit is adapted to transmit each interrupt signal to a different interrupt port of an other 4 5 processor; 6 the signal unit is adapted to transmit at least two interrupt signals to two different interrupt ports of a single other processor; 7 the signal unit is adapted to transmit at least two interrupt signals to interrupt ports of at least two 8 different other processors; 9 10 the signal unit is adapted to detect a transition in each analyzed data bit of the data signal word over time to determine when to generate a corresponding interrupt signal; 11 12 the signal unit is adapted to receive the data signal word from the first processor via a shared data 13 bus; and the signal unit is adapted to transmit each interrupt signal to a corresponding interrupt port of a 14

53. (new) In a system comprising a first processor and one or more other processors, a method for applying one or more interrupt signals to the one or more other processors, the method comprising:

corresponding other processor via a dedicated line.

15

1

2

3

4

5

(a) generating, in the first processor, a data signal having two or more data bits, wherein each data bit has either a first bit value or a second bit value;

6	(b) transmitting the data signal from a data port of the first processor to a signal unit external		
7	to the first processor and the one or more other processors;		
8	(c) converting, in the signal unit, the data signal into one or more interrupt signals by		
9	analyzing the bit value of each of two or more data bits in the data signal, wherein each analyzed data bit		
10	in the data signal having a specified bit value corresponds to a different interrupt signal; and		
11	(d) transmitting each interrupt signal from the signal unit to an interrupt port of an other		
12	processor, wherein:		
13	the signal unit detects a transition in each analyzed data bit of the data signal over time to		
14	determine when to generate a corresponding interrupt signal; and		
15	the signal unit detects the transition by:		
16	storing sequential values for the corresponding data bit in two registers; and		
17	comparing outputs from the two registers to detect a difference between the two		
18	sequential values.		
1	54. (new) The invention of claim 53, wherein:		
2	the first processor transmits an address signal to the signal unit; and		
3	the signal unit compares the address signal to a specified value to determine whether to store the		
4	two sequential values in the two registers.		
1	55. (new) A system comprising a first processor connected to one or more other processors		
2	via a signal unit external to the first processor and the one or more other processors, wherein:		
3	the first processor is adapted to (i) generate a data signal having two or more data bits, wherein		
4	each data bit has either a first bit value or a second bit value, and (ii) transmit the data signal from a data		
5	port of the first processor to the signal unit; and		
6	the signal unit is adapted to (i) convert the data signal into one or more interrupt signals by		
7	analyzing the bit value of each of two or more data bits in the data signal, wherein each analyzed data bit		
8	in the data signal having a specified bit value corresponds to a different interrupt signal, and (ii) transmit		
9	each interrupt signal from the signal unit to an interrupt port of an other processor, wherein:		
10	the signal unit is adapted to detect a transition in each analyzed data bit of the data signal over		
11	time to determine when to generate a corresponding interrupt signal; and		
12	the signal unit comprises:		
13	two registers adapted to store sequential values for each analyzed data bit; and		
14	logic adapted to compare outputs from the two registers to detect the transition for a		
15	corresponding data bit as a difference between the two sequential values.		

2	the first processor is adapted to transmit an address signal to the signal unit; and		
3	the signal unit comprises an address decoder adapted to compare the address signal to a specified		
4	value to determine whether to store the two sequential values in the two registers.		
1	57. (new) A signal unit for a system comprising a first processor connected to one or more		
2	other processors via the signal unit external to the first processor and the one or more other processors,		
3	wherein:		
4	the first processor is adapted to (i) generate a data signal having two or more data bits, wherein		
5	each data bit has either a first bit value or a second bit value, and (ii) transmit the data signal from a data		
6	port of the first processor to the signal unit; and		
7	the signal unit is adapted to (i) convert the data signal into one or more interrupt signals by		
8	analyzing the bit value of each of two or more data bits in the data signal, wherein each analyzed data bit		
9	in the data signal having a specified bit value corresponds to a different interrupt signal, and (ii) transmit		
10	each interrupt signal from the signal unit to an interrupt port of an other processor, wherein:		
11	the signal unit is adapted to detect a transition in each analyzed data bit of the data signal over		
12	time to determine when to generate a corresponding interrupt signal; and		
13	the signal unit comprises:		
14	two registers adapted to store sequential values for each analyzed data bit; and		
15	logic adapted to compare outputs from the two registers to detect the transition for a		
16	corresponding data bit as a difference between the two sequential values.		
1	58. (new) The invention of claim 57, wherein:		
2	the first processor is adapted to transmit an address signal to the signal unit; and		
3	the signal unit comprises an address decoder adapted to compare the address signal to a specified		
4	value to determine whether to store the two sequential values in the two registers.		

(new) The invention of claim 55, wherein:

56.